|
MdePkg[all]
1.08
|
Data Structures | |
| union | LOCAL_APIC_VERSION |
| union | LOCAL_APIC_ICR_LOW |
| union | LOCAL_APIC_ICR_HIGH |
| union | LOCAL_APIC_SVR |
| union | LOCAL_APIC_DCR |
| union | LOCAL_APIC_LVT_TIMER |
| union | LOCAL_APIC_LVT_LINT |
| union | LOCAL_APIC_MSI_ADDRESS |
| union | LOCAL_APIC_MSI_DATA |
IA32 Local APIC Definitions.
Copyright (c) 2010 - 2019, Intel Corporation. All rights reserved.
SPDX-License-Identifier: BSD-2-Clause-Patent
| #define LOCAL_APIC_DELIVERY_MODE_EXTINT 7 |
| #define LOCAL_APIC_DELIVERY_MODE_FIXED 0 |
| #define LOCAL_APIC_DELIVERY_MODE_INIT 5 |
| #define LOCAL_APIC_DELIVERY_MODE_LOWEST_PRIORITY 1 |
| #define LOCAL_APIC_DELIVERY_MODE_NMI 4 |
| #define LOCAL_APIC_DELIVERY_MODE_SMI 2 |
| #define LOCAL_APIC_DELIVERY_MODE_STARTUP 6 |
| #define LOCAL_APIC_DESTINATION_SHORTHAND_ALL_EXCLUDING_SELF 3 |
| #define LOCAL_APIC_DESTINATION_SHORTHAND_ALL_INCLUDING_SELF 2 |
| #define LOCAL_APIC_DESTINATION_SHORTHAND_NO_SHORTHAND 0 |
| #define LOCAL_APIC_DESTINATION_SHORTHAND_SELF 1 |
| #define X2APIC_MSR_BASE_ADDRESS 0x800 |
| #define X2APIC_MSR_ICR_ADDRESS 0x830 |
| #define XAPIC_EOI_OFFSET 0x0b0 |
| #define XAPIC_ICR_DFR_OFFSET 0x0e0 |
| #define XAPIC_ICR_HIGH_OFFSET 0x310 |
| #define XAPIC_ICR_LOW_OFFSET 0x300 |
| #define XAPIC_ID_OFFSET 0x20 |
| #define XAPIC_LVT_LINT0_OFFSET 0x350 |
| #define XAPIC_LVT_LINT1_OFFSET 0x360 |
| #define XAPIC_LVT_TIMER_OFFSET 0x320 |
| #define XAPIC_SPURIOUS_VECTOR_OFFSET 0x0f0 |
| #define XAPIC_TIMER_CURRENT_COUNT_OFFSET 0x390 |
| #define XAPIC_TIMER_DIVIDE_CONFIGURATION_OFFSET 0x3E0 |
| #define XAPIC_TIMER_INIT_COUNT_OFFSET 0x380 |
| #define XAPIC_VERSION_OFFSET 0x30 |